

**IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE**

APPLICANT(S): Nicholas J. Kelsey
APPLICATION NO.: 09/748,098
FILING DATE: December 21, 2000
TITLE: Instruction Level Multithreading in an Embedded Processor Using
Zero-Time Context Switching
EXAMINER: David Huisman
GROUP ART UNIT: 2183
ATTY. DKT. NO.: 20880-05093

CERTIFICATE OF ELECTRONIC (EFS-WEB) TRANSMISSION

I hereby certify that this correspondence is being transmitted via the USPTO's EFS-Web interface in accordance with 37 C.F.R. § 1.8(a)(i)(C) from the Pacific Time Zone of the United States on the local date shown below:

Dated: February 12, 2010

By: /Brian G. Brannon/

Brian G. Brannon, Reg. No. 57,219

Via EFS
COMMISSIONER FOR PATENTS
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450

LETTER TO THE CHIEF DRAFTSPERSON

SIR:

Please substitute the enclosed 13 sheet(s) of formal drawings containing Figures 1-16 for the 10 sheet(s) of drawings containing Figures 1-16 previously submitted.

Respectfully submitted,

Dated: February 12, 2010

By: /Brian G. Brannon/

Brian G. Brannon, Reg. No. 57,219
Fenwick & West LLP
Silicon Valley Center
801 California Street
Mountain View, CA 94041
Tel.: (650) 335-7610
Fax: (650) 938-5200